

# United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/706,829	11/12/2003	Kyung-Duck Seo	8836-205 (IB12086-US)	6940
22150 F CHAIL& A	22150 7590 06/19/2007 F. CHAU & ASSOCIATES, LLC		EXAMINER	
130 WOODBU	JRY ROAD		COLIN, CARL G	
WOODBURY, NY 11797			. ART UNIT	PAPER NUMBER
			2136	
	• • • •			
			MAIL DATE	DELIVERY MODE
•		•	06/19/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)			
	10/706,829	SEO, KYUNG-DUCK			
Office Action Summary	Examiner	Art Unit			
	Carl Colin	2136			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply					
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA  - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication.  If NO period for reply is specified above, the maximum statutory period w  - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tim will apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	I. sely filed the mailing date of this communication. D (35 U.S.C. § 133).			
Status	•				
<ul> <li>1) Responsive to communication(s) filed on 11/12</li> <li>2a) This action is FINAL. 2b) This</li> <li>3) Since this application is in condition for allowar closed in accordance with the practice under E</li> </ul>	action is non-final. nce except for formal matters, pro				
Disposition of Claims					
4)  Claim(s) 1-14 is/are pending in the application. 4a) Of the above claim(s) is/are withdraw 5)  Claim(s) is/are allowed. 6)  Claim(s) 1-14 is/are rejected. 7)  Claim(s) is/are objected to. 8)  Claim(s) are subject to restriction and/or	vn from consideration.				
Application Papers					
9) The specification is objected to by the Examine 10) The drawing(s) filed on 12 November 2003 is/as Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct 11) The oath or declaration is objected to by the Ex	re: a)⊠ accepted or b)⊡ object drawing(s) be held in abeyance. See ion is required if the drawing(s) is obj	e 37 CFR 1.85(a). ected to. See 37 CFR 1.121(d).			
Priority under 35 U.S.C. § 119					
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No.</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>					
Attachment(s)  1) Notice of References Cited (PTO-892)  2) Notice of Draftsperson's Patent Drawing Review (PTO-948)  3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date	4)  Interview Summary Paper No(s)/Mail Da 5)  Notice of Informal P 6)  Other:	ate			

#### **DETAILED ACTION**

1. Pursuant to USC 131, claims 1-14 are presented for examination.

# Priority

2. Receipt is acknowledged of papers submitted under 35 U.S.C. 119(a)-(d), which papers have been placed of record in the file.

#### Claim Objections

3. Claim 9 is objected to because of the following informalities: on page 17, line 2, "the set of inverted encryption keys" should read --the set of encryption keys-- or --a set of inverted encryption keys--. Appropriate correction is required.

## Specification

4. The abstract of the disclosure is objected to because it contains form and legal phraseology often used in patent claims, such as "means". Correction is required. See MPEP § 608.01(b).

Applicant is reminded of the proper language and format for an abstract of the disclosure.

The abstract should be in narrative form and generally limited to a single paragraph on a separate sheet within the range of 50 to 150 words. It is important that the abstract not exceed 150 words in length since the space provided for the abstract on the computer tape used by the printer is limited. The form and legal phraseology often used in patent claims, such as "means" and "said," should be avoided. The abstract should describe the disclosure sufficiently to assist readers in deciding whether there is a need for consulting the full patent text for details.

The language should be clear and concise and should not repeat information given in the title. It should avoid using phrases which can be implied, such as, "The disclosure concerns," "The disclosure defined by this invention," "The disclosure describes," etc.

### Claim Rejections - 35 USC § 103

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over US Patent 5,473,693 to Sprunk in view of US Patent Publication US 2002/0048364 to Gligor et al.

As per claim 1, **Sprunk** substantially discloses an encryption apparatus comprising: a first N-round DES device for cryptographically converting a digital input data block (X) into a first digital output data block nonlinearly, based on an input of a set of encryption keys (K) (see column 3, lines 30-41 and fig.1); a first input means for receiving and inverting the digital input data block (see column 3, lines 26-30 and column 5, lines 43-53); a second input means for receiving and inverting the set of encryption keys (see column 3, lines 26-30 and column 5, lines 43-53); and a second N-round DES device for cryptographically converting the inverted digital

input data block into a second digital output data block nonlinearly, based on an input of the set of inverted encryption keys (see column 5, line 49 through column 6, line 5), **Sprunk** suggests applying the functions (conversion) into any of the input port and output port or combination thereof (see column 4, lines 4-15). **Sprunk** does not explicitly disclose wherein the first and second N-round DES devices perform a substantially simultaneous cryptographic conversion process. **Gligor et al** in an analogous art teaches parallel block encryption suitable for real-time applications and further discloses that parallel processing offers significant advantages of executing block enciphering and deciphering operations; for instance, incremental and out-of-order processing on a per block basis as opposed to that on a per-segment basis has the advantage of lower processing overhead (see page 1, paragraphs 4-5). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the apparatus of **Sprunk** to provide parallel processing as suggested by **Gligor et al** to benefit from lower processing overhead and separate encryptions can be applied in a single pass (paragraph 12).

As per claim 7, **Sprunk** substantially discloses method of cryptographically converting digital input data comprising the steps of: cryptographically converting a digital input data block (X) into a first digital output data block nonlinearly, based on an input of a set of encryption keys (K) (see column 3, lines 30-41 and fig.1); inverting the digital input data block and the set of encryption keys (see column 3, lines 26-30 and column 5, lines 43-53); and cryptographically converting the inverted digital input data block into a second digital output data block nonlinearly, based on an input of the inverted encryption keys (see column 5, line 49 through

column 6, line 5), **Sprunk** suggests applying the functions (conversion) into any of the input port and output port or combination thereof (see column 4, lines 4-15). **Sprunk** does not explicitly disclose wherein the first and second N-round DES devices perform a substantially simultaneous cryptographic conversion process. **Gligor et al** in an analogous art teaches parallel block encryption suitable for real-time applications and further discloses that parallel processing offers significant advantages of executing block enciphering and deciphering operations; for instance, incremental and out-of-order processing on a per block basis as opposed to that on a per-segment basis has the advantage of lower processing overhead (see page 1, paragraphs 4-5). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the apparatus of **Sprunk** to provide parallel processing as suggested by **Gligor et al** to benefit from lower processing overhead and separate encryptions can be applied in a single pass (paragraph 12).

As per claim 9, **Sprunk** substantially discloses an encryption apparatus having a substantially uniform current pattern during cryptographic processes comprising: a first N-round DES device producing a first current pattern during cryptographic process on a digital input data block (X), based on an input of a set of encryption keys (K) (see column 3, lines 30-41 and fig.1); and a second N-round DES device producing a second current pattern during cryptographic process on an inverse of the digital input data block, based on an input of the set of inverted encryption keys (see column 5, line 49 through column 6, line 5), **Sprunk** suggests applying the functions (conversion) into any of the input port and output port or combination thereof (see column 4, lines 4-15). **Sprunk** does not explicitly disclose wherein the first and

second N-round DES devices perform a substantially simultaneous cryptographic conversion process. Gligor et al in an analogous art teaches parallel block encryption suitable for real-time applications and further discloses that parallel processing offers significant advantages of executing block enciphering and deciphering operations; for instance, incremental and out-of-order processing on a per block basis as opposed to that on a per-segment basis has the advantage of lower processing overhead (see page 1, paragraphs 4-5). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the apparatus of Sprunk to provide parallel processing as suggested by Gligor et al to benefit from lower processing overhead and separate encryptions can be applied in a single pass (paragraph 12).

As per claims 2 and 10, **Sprunk** discloses wherein the first and second N-round DES devices perform a cryptographic conversion process according to a DES algorithm, respectively (see figures 1 and 2 and abstract).

As per claims 3 and 11, **Sprunk** discloses means for storing the first and second digital output data blocks from the first and second N-round DES devices (see column 5, lines 9-10), either one of the first and second digital output data blocks being used as an encryption data block (see column 4, lines 4-15).

As per claims 4 and 12, **Sprunk** discloses the limitation of further comprising a third input means for transferring the digital input data block to the first N-round DES device (see column 3, lines 30-41 and fig.1).

As per claims 5 and 13, **Sprunk** discloses an encryption key block for receiving a key and generating the set of encryption keys based on a permutation of the key (see column 5, lines 19-23).

As per claims 6 and 14, **Sprunk** discloses a fourth input means for transferring the set of encryption keys to the first N-round DES device (see column 3, lines 30-41 and fig.1).

As per claim 8, **Sprunk** discloses wherein either one of the first and second digital output data blocks being used as an encryption data block (see column 4, lines 4-15).

#### Conclusion

- 6. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure as the prior art discloses conversion of input to output with inverse transformation. (See PTO-form 892).
- 6.1 Any inquiry concerning this communication or earlier communications from the examiner should be directed to Carl Colin whose telephone number is 571-272-3862. The examiner can normally be reached on Monday through Thursday, 8:00-6:30 PM.

Application/Control Number: 10/706,829 Page 8

Art Unit: 2136

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nasser G. Moazzami can be reached on 571-272-4195. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Carl Colin/

Patent Examiner, A.U. 2136 June 10, 2007